


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "vital<and>sdf<and>vhdl"

Your search matched 18 of 1194402 documents.

e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

vital<and>sdf<and>vhdl

☒ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine









IEEE CNF IEEE Conference Proceeding






IEE CNF IEE Conference Proceeding


IEEE STD IEEE Standard

Select Article Information

- ☒ 1. **Behavioural languages - Part 5: VITAL ASIC (application specific integrated circuit) modeling specification**
 IEC 61691-5 First edition 2004-10; IEEE 1076.4
 2004 Page(s):0_1 - 434
[AbstractPlus](#) | Full Text: [PDF\(2511 KB\)](#) IEEE STD
- ☒ 2. **IEEE standard for VITAL ASIC (application specific integrated circuit) modeling specification**
 IEEE Std 1076.4-2000
 2001 Page(s):0_1 - 420
[AbstractPlus](#) | Full Text: [PDF\(1376 KB\)](#) IEEE STD
- ☒ 3. **OLIVIA: object oriented logic simulation implementing the VITAL standard**
 Fleischmann, J.; Schlagenhaf, R.; Peller, M.; Frohlich, N.;
 VLSI, 1997. Proceedings. Seventh Great Lakes Symposium on
 13-15 March 1997 Page(s):51 - 56
 Digital Object Identifier 10.1109/GLSV.1997.580410
[AbstractPlus](#) | Full Text: [PDF\(508 KB\)](#) IEEE CNF
- ☒ 4. **IC bridge fault modeling for IP blocks using neural network-based VHDL**
 Shaw DB; Al-Khalili, D.; Rozon, C.N.;
 Computers, IEEE Transactions on
 Volume 52, Issue 10, Oct. 2003 Page(s):1285 - 1297
 Digital Object Identifier 10.1109/TC.2003.1234526
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(2552 KB\)](#) IEEE JNL
- ☒ 5. **Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for the electronic design process**
 IEC 61523-3 First edition 2004-09; IEEE 1497
 2004 Page(s):0_1 - 94
[AbstractPlus](#) | Full Text: [PDF\(786 KB\)](#) IEEE STD
- ☒ 6. **IEEE standard for standard delay format (SDF) for the electronic design process**
 IEEE Std 1497-2001
 14 Dec. 2001
[AbstractPlus](#) | Full Text: [PDF\(480 KB\)](#) IEEE STD

-  **7. The Virtual Test program (VTest)**
Dearborn, W.R.; Perkins, E.G.; Wong, J.J.; Rolince, D.;
AUTOTESTCON '98. IEEE Systems Readiness Technology Conference., 1998
24-27 Aug. 1998 Page(s):149 - 159
Digital Object Identifier 10.1109/AUTEST.1998.713435
[AbstractPlus](#) | Full Text: [PDF](#)(876 KB) IEEE CNF
-  **8. IEEE standard for integrated circuit (IC) delay and power calculation syst**
IEEE Std 1481-1999
26 June 1999 Page(s):i - 390
[AbstractPlus](#) | Full Text: [PDF](#)(1780 KB) IEEE STD
-  **9. A capstone computer engineering design course**
Richard, W.D.; Taylor, D.E.; Zar, D.M.;
Education, IEEE Transactions on
Volume 42, Issue 4, Nov. 1999 Page(s):288 - 294
Digital Object Identifier 10.1109/13.804534
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(160 KB) IEEE JNL
-  **10. The digital front-end electronics for the space-borne INTEGRAL-SPI expe
design, design for test strategies and self-test facilities**
Mur, M.; Cordier, B.; Donati, M.; Duc, R.; Fallon, J.L.; Larque, T.; Louis, F.; Sci
E.;
Nuclear Science, IEEE Transactions on
Volume 49, Issue 5, Part 2, Oct. 2002 Page(s):2492 - 2496
Digital Object Identifier 10.1109/TNS.2002.803855
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(273 KB) IEEE JNL
-  **11. Bluetooth transceiver design and simulation with VHDL-AMS**
Sida, M.; Ahola, R.; Wallner, D.;
Circuits and Devices Magazine, IEEE
Volume 19, Issue 2, March 2003 Page(s):11 - 14
Digital Object Identifier 10.1109/MCD.2003.1191432
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(800 KB) IEEE JNL
-  **12. The design and FPGA realization of the long PN code acquisition circuit i
matched-filter**
Tan Xiao-heng; Yang Shi-zhong;
ASIC, 2003. Proceedings. 5th International Conference on
Volume 2, 21-24 Oct. 2003 Page(s):744 - 747 Vol.2
[AbstractPlus](#) | Full Text: [PDF](#)(302 KB) IEEE CNF
-  **13. The digital front-end electronics for the space-borne INTEGRAL-SPI expe
design, design for test strategies and self-test facilities**
Cordier, B.; Donati, M.; Duc, R.; Fallou, J.L.; Larque, T.; Louis, F.; Mur, M.; Sci
E.;
Nuclear Science Symposium Conference Record, 2001 IEEE
Volume 1, 4-10 Nov. 2001 Page(s):432 - 436 vol.1
[AbstractPlus](#) | Full Text: [PDF](#)(216 KB) IEEE CNF
-  **14. The system design of a Windows CE ARM based micro-controller**
Clarke, K.S.P.; Kershaw, D.;
Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proce
International Conference on
5-7 Oct. 1998 Page(s):236 - 241
Digital Object Identifier 10.1109/ICCD.1998.727056
[AbstractPlus](#) | Full Text: [PDF](#)(44 KB) IEEE CNF

-  **15. Designing a Java microprocessor core using FPGA technology**
Kim, A.; Chang, M.;
ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International
13-16 Sept. 1998 Page(s):13 - 17
Digital Object Identifier 10.1109/ASIC.1998.722787
[AbstractPlus](#) | Full Text: [PDF](#)(512 KB) IEEE CNF
-  **16. Realization of a programmable parallel DSP for high performance image applications**
Wittenburg, J.P.; Berekovic, M.; Hinrichs, W.; Lieske, H.; Kneip, J.; Kloos, H.; Pirsch, P.;
Design Automation Conference, 1998. Proceedings
15-19 Jun 1998 Page(s):56 - 61
[AbstractPlus](#) | Full Text: [PDF](#)(756 KB) IEEE CNF
-  **17. Behavioural languages - Part 4: Verilog hardware description language**
IEC 61691-4 First edition 2004-10; IEEE 1364
2004 Page(s):0_1 - 860
[AbstractPlus](#) | Full Text: [PDF](#)(4955 KB) IEEE STD
-  **18. IEEE standard interface for hardware description models of electronic co**
IEEE Std 1499-1998
24 Nov. 1999
[AbstractPlus](#) | Full Text: [PDF](#)(684 KB) IEEE STD
- 

**Web**Results 1 - 10 of about 3,440 for ovi sdf. (0.83 seconds)IEEE DASC Standard Delay Format (SDF) PAR 1497

OVI SDF 2.0 was released in June '93, with version 2.1 following in February '94 and ... The project would take **OVI SDF** Version 3.0 and with appropriate ...

www.eda.org/sdf/ - 5k - [Cached](#) - [Similar pages](#)

[PDF] Standard Delay Format Specification

File Format: PDF/Adobe Acrobat - [View as HTML](#)

In **OVI SDF** Version 2.1 and later, the **SDF** Version entry and. QSTRING. are required.

In **OVI SDF** Version 1.0, the entry was required, but the. QSTRING ...

www.eda.org/sdf/sdf_3.0.pdf - [Similar pages](#)

[[More results from www.eda.org](#)]

Performing Timing Verification of EDIF Output Files (.edo) with ...

Type <project name>.sdo in the **OVI (SDF)** back-annotation file box. Choose Continue to open the MOTIVE Model Compilation dialog box. ...

www.altera.com/support/software/eda_maxplus2/viewlogic/motive/motive.html - 37k - [Cached](#) - [Similar pages](#)

VITAL PROTOTYPE KICKOFF MEETING The VITAL Prototype Kickoff ...

... **SDF** as a standard * - **OVI's** transition to IEEE: when? under what terms?

- **OVI** realizing it's decision impact on other external groups - **SDF** mapping with ...

tech-www.informatik.uni-hamburg.de/vhdl/packages/mathpack/min-prototyp.txt - 10k - [Cached](#) - [Similar pages](#)

[PS] Technologiepark 5, B-9052 Zwijnaarde Tel: +32(9)221.03.83 / Fax: + ...

File Format: Adobe PostScript - [View as Text](#)

... with IEEE Standards 1076 and 1164, and utilizes **OVI's SDF** timing format. ...

the **OVI** Standard Delay File (**SDF**) format to back-annotate delays after the ...

tech-www.informatik.uni-hamburg.de/vhdl/doc/style_guide/VHDLReport.ps.gz - [Similar pages](#)

[[More results from tech-www.informatik.uni-hamburg.de](#)]

Accellera

ACCELLERA AND THE IEEE ANNOUNCE APPROVAL AND PUBLICATION OF THE **SDF** STANDARD ...

control over to Open Verilog International (**OVI**), now know as Accellera. ...

www.ovi.org/press15.html - 21k - [Cached](#) - [Similar pages](#)

Alternate Verilog FAQ: Part1

OVI is the organization charged with Verilog standardization and language ...

SMASH supports the **SDF** (Standard Delay File) format, to allow back annotation ...

bawankule.com/verilogfaq/page2.html - 56k - [Cached](#) - [Similar pages](#)

產品資訊

VITAL相容模式可以加入**SDF**檔的時間資料，但**SDF**檔的格式符合**OVI** Standard Delay Format

Specification Version 2.1. 軟體授權方式 ...

www.terasoft.com.tw/products/aldec/aldec_sol.asp - 89k - [Cached](#) - [Similar pages](#)

[PDF] Tranistioning to the New PLI Standard

File Format: PDF/Adobe Acrobat - [View as HTML](#)

along with the Verilog HDL and Verilog **SDF** standards ... 1993 – **OVI** submitted

Verilog to the IEEE for standardization. **OVI** submitted Verilog to the IEEE ...

www.sutherland-hdl.com/papers/1998-HDLCon-presentation_transitioning_to_new_PLI.pdf - [Similar pages](#)

[Directories at this level \(/pub\) \(www.eda.org\): adf/ Accellera ...](#)


... (Rule Augmented Interconnect Layout) Specification dcwg/ VI/OVI Design

Constraints WG **sdf**/ IEEE DASC Standard Delay Format (**SDF**) Study Group (PAR 1497) ...

[custom.lab.unb.br/pub/hardware/eda - 4k - Cached - Similar pages](#)

Google

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)



Free! Instantly find your email, files, media and web history. [Download now.](#)

ovi sdf

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((vital <and> sdf)<in>metadata)"

Your search matched 1 of 1194402 documents.

e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results set

» Key

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

1. **OLIVIA: object oriented logic simulation implementing the VITAL standard**
 Fleischmann, J.; Schlagenhaft, R.; Peller, M.; Frohlich, N.;
 VLSI, 1997. Proceedings. Seventh Great Lakes Symposium on
 13-15 March 1997 Page(s):51 - 56
 Digital Object Identifier 10.1109/GLSV.1997.580410
[AbstractPlus](#) | Full Text: [PDF](#)(508 KB) IEEE CNF

[Help](#) [Contact Us](#) [Privacy & ;](#)

© Copyright 2005 IEEE --

 Indexed by
 Inspec®